CMOS-12M Series

Master / Package Lineup

Master / package retrieval

Although customers can select their optimum package from among the many package types listed in this table, some selections may involve implementation issues and so customers should contact NEC Electronics for further information when making a selection.

Narrowing Condition(20 results are displayed below. Change the conditions below to conduct another search.)

• For users uncertain of package details, please check here.

PKG: FPBGA   LQFP   PBGA   QFP(FP)   SSOP   TQFP       PIN: -50 51-100 101-150 151-200 201-250 251-300 301-350 351-400 401-600 601-      Pitch: 0.4 0.5 0.65 0.8 1 1.27      Body: -10x under 10x-12xunder 12x-15xunder 15x-20xunder 20x-25xunder 25x-30xunder 30x-40xunder 40x-

---

Narrowing retrieval result

The retrieval result displays the retrieval result of each series with the narrowing condition kept when the series is switched from the above-mentioned tab.

: Combination available (Technical details concerning the package are displayed by clicking the tick mark.)

Table1  Table2  Table1 PKG Pin Pitch Body (mm) UPD66201 (150,517) UPD66202 (362,098) UPD66203 (437,531) UPD66204 (621,409) UPD66205 (1,015,577) UPD66206 (1,009,436) FPBGA 108 0.8 11x11 160 0.8 13x13 208 0.8 15x15 LQFP 144 0.5 20x20 PBGA 256 1 17x17 324 1 19x19 449 1 27x27 Note(*) Outline drawings for ES (Engineering Sample). Outline drawings for CS (Commercial Sample). Outline drawings for MP (Mass Production).

Table1  Table2  Table2 PKG Pin Pitch Body (mm) UPD66207 (1,270,676) UPD66208 (1,669,855) UPD66209 (1,532,266) UPD66210 (2,005,896) FPBGA 208 0.8 15x15 PBGA 256 1 17x17 449 1 27x27 676 1 27x27 Note(*) Outline drawings for ES (Engineering Sample). Outline drawings for CS (Commercial Sample). Outline drawings for MP (Mass Production).

• Product Overview
• Gate Array Benefits
  • Broad Product Offering
  • Ease of Implementation
  • Flexible Production
• Application Examples
  • Example 1
  • Example 2
  • Example 3
  • Example 4
  • Example 5
  • Example 6
  • Example 7
  • Example 8
  • Example 9
• From CPLDs and FPGAs to Gate Arrays
  • Advantages of Using Gate Arrays for Mass Production
  • Examples of Mass Production with Gate Arrays
  • Sharing Circuit Information with CPLD
  • Sharing Circuit Information with FPGA
• Product Lineup
  • CMOS-N5 Series
  • CMOS-9HD Series
  • EA-9HD Series
  • CMOS-10HD Series
  • CMOS-12M Series
  • Package
  • Macro List
  • Selector Tool (AsicNavi)
  • Die Estimator
  • CMOS-12M Series
    • Product Overview
    • Master / Package Lineup
    • Lineup Expansion
• Development Environment
  • Gate Arrays Development Flow
  • Design Environment
  • Design Flow (Navigation)
• FAQ
  • FAQ Search Engine
• Gate Arrays Site Map